



# F<sup>2</sup>MC-16FX 16-Bit Microcontroller

CY96680 series is based on Cypress advanced  $F^2MC-16FX$  architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established  $F^2MC-16LX$  family thus allowing for easy migration of  $F^2MC-16LX$  Software to the new  $F^2MC-16FX$  products.

 $F^2MC-16FX$  product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

#### **Features**

#### ■Technology

0.18µm CMOS

#### **■**CPU

- □ F2MC-16FX CPU
- ☐ Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- □ 8-byte instruction queue
- □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

#### ■Svstem clock

- ☐ On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- □ 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- □ Up to 8MHz external clock for devices with fast clock input feature
- □ 32.768kHz subsystem quartz clock
- □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- ☐ The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- □ Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)

#### ■On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

#### ■ DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

#### ■Interrupts

- □ Fast Interrupt processing
- □ 8 programmable priority levels
- □ Non-Maskable Interrupt (NMI)

#### ■CAN

- □ Supports CAN protocol version 2.0 part A and B
- □ ISO16845 certified
- ☐ Bit rates up to 1Mbps
- □ 32 message objects
- □ Each message object has its own identifier mask
- □ Programmable FIFO mode (concatenation of message objects)
- □ Maskable interrupt
- ☐ Disabled Automatic Retransmission mode for Time Triggered CAN applications
- ☐ Programmable loop-back mode for self-test operation

#### **■USART**

- ☐ Full duplex USARTs (SCI/LIN)
- □ Wide range of baud rate settings using a dedicated reload timer
- □ Special synchronous options for adapting to different synchronous serial protocols
- □ LIN functionality working either as master or slave LIN device
- ☐ Extended support for LIN-Protocol to reduce interrupt load

## ■I<sup>2</sup>C

- □ Up to 400kbps
- ☐ Master and Slave functionality, 7-bit and 10-bit addressing



#### ■A/D converter

- □ SAR-type
- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function
- □ Scan Disable Function
- □ ADC Pulse Detection Function

#### ■ Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

#### ■ Hardware Watchdog Timer

- ☐ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

#### ■ Reload Timers

- □ 16-bit wide
- □ Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
- □ Event count function

#### ■Free-Running Timers

- □ Signals an interrupt on overflow
- □ Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁻, 1/2⁶ of peripheral clock frequency

#### ■Input Capture Units

- □ 16-bit wide
- ☐ Signals an interrupt upon external event
- □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

#### ■ Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- ☐ Can be used as 2 x 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- □ Can be triggered by software or reload timer
- ☐ Can trigger ADC conversion
- ☐ Timing point capture

#### ■ Stepping Motor Controller

- □ Stepping Motor Controller with integrated high current output drivers
- □ Four high current outputs for each channel
- ☐ Two synchronized 8/10-bit PWMs per channel
- □ Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripheral clock
- □ Dedicated power supply for high current output drivers

#### ■LCD Controller

- □ LCD controller with up to 4COM × 32SEG
- □ Internal or external voltage generation
- □ Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- □ Fixed 1/3 bias
- □ Programmable frame period
- □ Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- □ Internal divider resistors or external divider resistors
- ☐ On-chip data memory for display
- □ LCD display can be operated in Timer Mode
- □ Blank display: selectable
- □ All SEG, COM and V pins can be switched between general and specialized purposes

#### ■ Sound Generator

- □ 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- □ PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

#### ■ Real Time Clock

- □ Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- □ Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- □ Can signal interrupt every half second/second/minute/hour/day
- □ Internal clock divider and prescaler provide exact 1s clock

## ■External Interrupts

- □ Edge or Level sensitive
- □ Interrupt mask bit per channel
- □ Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up

## ■Non Maskable Interrupt

- ☐ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- □ Once enabled, cannot be disabled other than by reset
- ☐ High or Low level sensitive
- □ Pin shared with external interrupt 0

#### ■I/O Ports

- □ Most of the external pins can be used as general purpose I/O
- ☐ All push-pull outputs (except when used as I<sup>2</sup>C SDA/SCL line)
- ☐ Bit-wise programmable as input/output or peripheral signal
- ☐ Bit-wise programmable input enable
- ☐ One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ☐ Bit-wise programmable pull-up resistor



- ■Built-in On Chip Debugger (OCD)
  - □ One-wire debug tool interface
  - □ Break function:
    - Hardware break: 6 points (shared with code event)
    - · Software break: 4096 points
  - □ Event function
  - Code event: 6 points (shared with hardware break)
  - · Data event: 6 points
  - Event sequencer: 2 levels + reset
  - □ Execution time measurement function
  - ☐ Trace function: 42 branches
  - □ Security function

#### ■Flash Memory

- ☐ Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- □ Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- □ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- □ A flag indicating completion of the automatic algorithm
- ☐ Erase can be performed on each sector individually
- □ Sector protection
- ☐ Flash Security feature to protect the content of the Flash
- □ Low voltage detection during Flash erases or writes



## **Contents**

1.	Product Lineup	6
2.	Block Diagram	7
3.	Pin Assignment	8
4.	Pin Description	9
5.	Pin Circuit Type	11
6.	I/O Circuit Type	14
7.	Memory Map	20
8.	RAMSTART Addresses	21
9.	User ROM Memory Map For Flash Devices	22
10.	Serial Programming Communication Interface	23
11.	Interrupt Vector Table	24
12.	Handling Precautions	28
12.	1 Precautions for Product Design	28
12.	2 Precautions for Package Mounting	29
12.	3 Precautions for Use Environment	30
13.	Handling Devices	31
13.	1 Latch-Up Prevention	31
13.	2 Unused Pins Handling	31
13.	3 External Clock Usage	31
13.	3.1 Single Phase External Clock for Main Oscillator	31
13.	3.2 Single Phase External Clock for Sub Oscillator	32
13.	3.3 Opposite Phase External Clock	32
13.	4 Notes on PLL Clock Mode Operation	32
13.	5 Power Supply Pins (Vcc/Vss)	32
13.	6 Crystal Oscillator and ceramic resonator Circuit	32
13.	7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs	32
13.	8 Pin Handling when not using the A/D Converter	33
13.	9 Notes on Power-on	33
13.	10 Stabilization of Power Supply Voltage	33
13.	11 SMC Power Supply Pins	33
13.	12 Serial Communication	33
13.	13 Mode Pin (MD)	33
14.	Electrical Characteristics	34
14.	1 Absolute Maximum Ratings	34
14.	2 Recommended Operating Conditions	36
14.		
14.	3.1 Current Rating	37
14.	3.2 Pin Characteristics	41
14.	4 AC Characteristics	44
14.	4.1 Main Clock Input Characteristics	44
14.	4.2 Sub Clock Input Characteristics	45
14.	4.3 Built-in RC Oscillation Characteristics	46
14.	4.4 Internal Clock Timing	46
14.	4.5 Operating Conditions of PLL	47
14.	4.6 Reset Input	47
14.	4.7 Power-on Reset Timing	48



14.4.8 USART Timing	49
14.4.9 External Input Timing	51
14.4.10 I <sup>2</sup> C Timing	
14.5 A/D Converter	
14.5.1 Electrical Characteristics for the A/D Converter	53
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	54
14.5.3 Definition of A/D Converter Terms	55
14.6 High Current Output Slew Rate	57
14.7 Low Voltage Detection Function Characteristics	
14.8 Flash Memory Write/Erase Characteristics	60
15. Example Characteristics	61
16. Ordering Information	64
17. Package Dimension	65
18. Major Changes	66
Document History	67
Sales, Solutions, and Legal Information	



## 1. Product Lineup


	Features		CY96680	Remark
Product Type		Flash Memory Product		
Subclock			Subclock can be set by software	
	tion Flash Memory	RAM	-	
64.5KB + 32		4KB	CY96F683R, CY96F683A	Product Options R: MCU with CAN
128.5KB + 3	32KB	4KB	CY96F685R, CY96F685A	A: MCU without CAN
Package			LQFP-80 LQH080	
DMA			2ch	
USART			2ch	LIN-USART 0/1
	with automatic LIN-Head transmission/reception	er	Yes (only 1ch)	LIN-USART 0
	with 16 byte RX- and TX-FIFO		No	
I <sup>2</sup> C			1ch	I <sup>2</sup> C 0
8/10-bit A/D	) Converter		14ch	AN 8 to 13/16 to 23
	with Data Buffer		No	
	with Range Comparator		Yes	
	with Scan Disable		Yes	
	with ADC Pulse Detection	n	Yes	
16-bit Reloa	ad Timer (RLT)		3ch	RLT 1/2/6
16-bit Free-	Running Timer (FRT)		2ch	FRT 0/1
	Capture Unit (ICU)		4ch (2 channels for LIN-USART)	ICU 0/1/4/5 (ICU 0/1 for LIN-USART)
8/16-bit Pro	grammable Pulse Genera	tor (PPG)	4ch (16-bit) / 8ch (8-bit)	PPG 0 to 3
	with Timing point capture		Yes	
	with Start delay		No	
	with Ramp		No	
CAN Interfa	•		1ch	CAN 0 32 Message Buffers
Stepping M	otor Controller (SMC)		2ch	SMC 0/1
External Int	errupts (INT)		7ch	INT 0 to 4/6/7
	ble Interrupt (NMI)		1ch	
Sound Gen	erator (SG)		1ch	SG 0
LCD Contro			4COM × 32SEG	COM 0 to 3 SEG 1 to 12/19 to 24/ 30/36 to 39/42/45 to 47/ 52 to 56
Real Time C	Clock (RTC)		1ch	
I/O Ports			63 (Dual clock mode) 65 (Single clock mode)	
Clock Calibration Unit (CAL)		1ch		
Clock Outpo			2ch	
Low Voltage	e Detection Function		Yes	Low voltage detection function can be disabled by software
	Vatchdog Timer		Yes	
On-chip RC-oscillator				
On-chip RC	-oscillator		Yes	

## Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.




## 2. Block Diagram





## 3. Pin Assignment



<sup>\*1:</sup> CMOS input level only

Other than those above, general-purpose pins have only automotive input level.

<sup>\*2:</sup> CMOS input level only for I2C

<sup>\*3:</sup> Please set ROM Configuration Block (RCB) to use the sub clock.



# 4. Pin Description

Pin Name	Feature	Description
ADTG	ADC	A/D converter trigger input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVss	Supply	Analog circuits power supply pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
COMn	LCD	LCD Common driver pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
DVcc	Supply	SMC pins power supply
DVss	Supply	SMC pins power supply
FRCKn	Free-Running Timer	Free-Running Timer n input pin
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin
INn	ICU	Input Capture Unit n input pin
INn_R	ICU	Relocated Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI	External Interrupt	Non-Maskable Interrupt input pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PWMn	SMC	SMC PWM high current output pin
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCLn	I <sup>2</sup> C	I <sup>2</sup> C interface n clock I/O input/output pin
SDAn	I <sup>2</sup> C	I <sup>2</sup> C interface n serial data I/O input/output pin
SEGn	LCD	LCD Segment driver pin
SGAn	Sound Generator	Sound Generator amplitude output pin
SGOn	Sound Generator	Sound Generator sound/tone output pin
SINn	USART	USART n serial data input pin
SOTn	USART	USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TINn_R	Reload Timer	Relocated Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin



Pin Name	Feature	Description
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin



# 5. Pin Circuit Type

Pin No.	I/O Circuit Type*	Pin Name
1	Supply	V <sub>ss</sub>
2	F	С
3	М	P03_7 / INT1 / SIN1
4	Н	P13_0 / INT2 / SOT1
5	Р	P13_1 / INT3 / SCK1 / SEG42
6	J	P00_7 / SEG19 / SGO0
7	J	P01_0 / SEG20 / SGA0
8	J	P02_2 / SEG30 / CKOT0_R
9	J	P06_3 / FRCK0 / SEG52
10	J	P06_4 / IN0 / SEG53 / TTG0
11	J	P06_5 / IN1 / SEG54 / TTG1
12	J	P06_6 / TIN1 / SEG55 / IN4_R
13	J	P06_7 / TOT1 / SEG56 / IN5_R
14	К	P05_0 / AN8
15	К	P05_1 / AN9
16	Supply	AV <sub>cc</sub>
17	G	AVRH
18	Supply	AV <sub>ss</sub>
19	К	P05_2 / AN10
20	К	P05_3 / AN11
21	К	P05_4 / AN12 / INT2_R / WOT_R
22	К	P05_5 / AN13
23	Н	P05_6 / TIN2
24	Н	P05_7 / TOT2
25	R	P08_0 / PWM1P0 / AN16
26	R	P08_1 / PWM1M0 / AN17
27	R	P08_2 / PWM2P0 / AN18
28	R	P08_3 / PWM2M0 / AN19
29	Supply	DV <sub>cc</sub>
30	Supply	DV <sub>ss</sub>
31	R	P08_4 / PWM1P1 / AN20
32	R	P08_5 / PWM1M1 / AN21
33	R	P08_6 / PWM2P1 / AN22
34	R	P08_7 / PWM2M1 / AN23
35	Н	P13_2 / PPG0 / FRCK1
36	Н	P13_3 / PPG1 / WOT
37	Р	P13_4 / SIN0 / INT6 / SEG45



Pin No.	I/O Circuit Type*	Pin Name
38	J	P13_5 / SOT0 / ADTG / INT7 / SEG46
39	Р	P13_6 / SCK0 / CKOTX0 / SEG47
40	N	P04_4 / PPG3 / SDA0
41	N	P04_5 / SCL0
42	Supply	V <sub>SS</sub>
43	0	DEBUG I/F
44	Н	P17_0
45	С	MD
46	A	X0
47	A	X1
48	Supply	V <sub>ss</sub>
49	В	P04_0 / X0A
50	В	P04_1 / X1A
51	С	RSTX
52	Н	P11_4 / PPG3_R
53	J	P11_5 / SEG1
54	J	P11_6 / SEG2 / FRCK0_R
55	J	P11_7 / SEG3 / IN0_R
56	J	P11_0 / COM0
57	J	P11_1 / COM1 / PPG0_R
58	J	P11_2 / COM2 / PPG1_R
59	J	P11_3 / COM3 / PPG2_R
60	J	P12_0 / SEG4 / IN1_R
61	J	P12_1 / SEG5 / TIN1_R / PPG0_B
62	J	P12_2 / SEG6 / TOT1_R / PPG1_B
63	J	P12_3 / SEG7
64	J	P12_4 / SEG8
65	J	P12_5 / SEG9 / TIN2_R / PPG2_B
66	J	P12_6 / SEG10 / TOT2_R / PPG3_B
67	J	P12_7 / SEG11 / INT1_R
68	J	P00_0 / SEG12 / INT3_R
69	J	P01_1 / SEG21 / CKOT1
70	J	P01_2 / SEG22 / CKOTX1
71	J	P01_3 / SEG23
72	J	P01_4 / SEG24
73	L	P03_0 / SEG36 / V0
74	L	P03_1 / SEG37 / V1
75	L	P03_2 / SEG38 / V2
76	L	P03_3 / SEG39 / V3




Pin No.	I/O Circuit Type*	Pin Name
77	М	P03_4 / RX0 / INT4
78	Н	P03_5 / TX0
79	Н	P03_6 / INT0 / NMI
80	Supply	V <sub>cc</sub>

<sup>\*:</sup> See "I/O Circuit Type" for details on the I/O circuit types.



## 6. I/O Circuit Type





Туре	Circuit	Remarks
В	Pull-up control	Low-speed oscillation circuit shared with GPIO functionality: • Feedback resistor = approx. $5.0M\Omega$
	P-ch P-ch Pout	GPIO functionality selectable (CMOS level output (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA), Automotive input with input shutdown
	Standby control for input	function and programmable pull-up resistor)
	shutdown Automotive input	
	R	
	X out	
	X0A FCI or Osc disable	
	Pull-up control	
	Standby control for input shutdown N-ch Nout Nout Automotive input	
С		CMOS hysteresis input pin
	R Hysteresis inputs	, , , , , , , , , , , , , , , , , , , ,



Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	A/D converter ref+ (AVRH) power supply input pin with protection circuit     Without protection circuit against Vcc for pins AVRH
Н	Pull-up control  P-ch P-ch P-ch Nout  Standby control for input shutdown	CMOS level output (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
J	Pull-up control  Pout  Nout  Nout  Automotive input  for input shutdown  SEG or COM output	CMOS level output (IoL = 4mA, IoH = -4mA) Automotive input with input shutdown function Programmable pull-up resistor SEG or COM output



Туре	Circuit	Remarks
K	P-ch P-ch Pout	<ul> <li>CMOS level output         (IoL = 4mA, IoH = -4mA)</li> <li>Automotive input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>Analog input</li> </ul>
	N-ch Nout  R  Automotive input	
	Standby control for input shutdown  Analog input	
L	Pull-up control	CMOS level output (IoL = 4mA, IoH = -4mA) Automotive input with input shutdown function
	P-ch P-ch Pout  N-ch Nout	<ul> <li>Programmable pull-up resistor</li> <li>Vn input or SEG output</li> </ul>
	Standby control for input shutdown  R  Automotive input  Vn input or SEG output	
M	P-ch P-ch Pout	<ul> <li>CMOS level output         (IoL = 4mA, IoH = -4mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> </ul>
	Nout  R  Hysteresis input  Standby control for input shutdown	



Туре	Circuit	Remarks
N	Pull-up control  P-ch P-ch P-ch Nout*  Hysteresis input for input shutdown	<ul> <li>CMOS level output         (IoL = 3mA, IoH = -3mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>N-channel transistor has slew rate control according to I<sup>2</sup>C spec, irrespective of usage.</li> </ul>
O	Standby control for input shutdown	• Open-drain I/O • Output 25mA, V <sub>cc</sub> = 2.7V • TTL input
P	Pull-up control  Pout  Nout  Nout  Standby control for input shutdown  SEG or COM output	CMOS level output (IoL = 4mA, IoH = -4mA) CMOS hysteresis inputs with input shutdown function Programmable pull-up resistor SEG or COM output



Туре	Circuit	Remarks
R	Pull-up control	• CMOS level output (programmable I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA and I <sub>OL</sub> = 30mA, I <sub>OH</sub> = -30mA)
	P-ch P-ch Pout	Automotive input with input shutdown function     Programmable pull-up / pull-down resistor
	N-ch N-ch Nout	Analog input
	Pull-down control	
	Standby control for input shutdown	
	Analog input	



## 7. Memory Map

FF:FFFF <sub>H</sub> DE:0000 <sub>H</sub>	USER ROM*1
DD:FFFF <sub>H</sub>	Reserved
10:0000 <sub>H</sub>	
0F:C000 <sub>H</sub>	Boot-ROM
<u>0Е:9000<sub>Н</sub></u>	Peripheral
	Reserved
01:0000 <sub>H</sub>	2014/2014
00:8000 <sub>H</sub>	ROM/RAM MIRROR
RAMSTART0*2	Internal RAM bank0
00:0C00 <sub>H</sub>	Reserved
00:0380 <sub>H</sub>	Peripheral
00:0180 <sub>H</sub>	GPR*3
00:0100 <sub>H</sub>	DMA
00:00F0 <sub>H</sub>	Reserved
00:0000 <sub>H</sub>	Peripheral

<sup>\*1:</sup> For details about USER ROM area, see "User ROM Memory Map For Flash Devices" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

<sup>\*2:</sup> For RAMSTART addresses see the table on the next page.

<sup>\*3:</sup> Unused GPR banks can be used as RAM area.




## 8. RAMSTART Addresses

Devices	Bank 0 RAM Size	RAMSTART0	
CY96F683 CY96F685	4KB	00:7200н	



## 9. User ROM Memory Map For Flash Devices



<sup>\*:</sup> Physical address area of SAS-512B is from DF:0000<sub>H</sub> to DF:01FF<sub>H</sub>.

Others (from DF:0200<sub>H</sub> to DF:1FFF<sub>H</sub>) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF: 0000<sub>H</sub> -DF:01FF<sub>H</sub>.

SAS cannot be used for E<sup>2</sup>PROM emulation.



# 10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

CY96680							
Pin Number USART Number Normal Function							
37		SIN0					
38	USART0	SOT0					
39		SCK0					
3		SIN1					
4	USART1	SOT1					
5		SCK1					



# 11. Interrupt Vector Table

Vector Number	Offset in Vector Name Cleared by DMA ICR to Program		ICR to	Description	
0	3FСн	CALLV0	No	-	CALLV instruction
1	3F8 <sub>H</sub>	CALLV1	No	-	CALLV instruction
2	3F4 <sub>H</sub>	CALLV2	No	-	CALLV instruction
3	3F0н	CALLV3	No	-	CALLV instruction
4	3ЕСн	CALLV4	No	-	CALLV instruction
5	3E8 <sub>H</sub>	CALLV5	No	-	CALLV instruction
6	3E4 <sub>H</sub>	CALLV6	No	-	CALLV instruction
7	3Е0н	CALLV7	No	-	CALLV instruction
8	3DСн	RESET	No	-	Reset vector
9	3D8н	INT9	No	-	INT9 instruction
10	3D4 <sub>H</sub>	EXCEPTION	No	-	Undefined instruction execution
11	3D0н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Clock Timer
14	3C4 <sub>H</sub>	MC_TIMER	No	14	Main Clock Timer
15	3С0н	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	LVDI	No	16	Low Voltage Detector
17	3В8н	EXTINT0	Yes	17	External Interrupt 0
18	3В4н	EXTINT1	Yes	18	External Interrupt 1
19	3В0н	EXTINT2	Yes	19	External Interrupt 2
20	3АСн	EXTINT3	Yes	20	External Interrupt 3
21	3А8н	EXTINT4	Yes	21	External Interrupt 4
22	3А4н	-	-	22	Reserved
23	3А0н	EXTINT6	Yes	23	External Interrupt 6
24	39Сн	EXTINT7	Yes	24	External Interrupt 7
25	398н	-	-	25	Reserved
26	394н	-	-	26	Reserved
27	390н	-	-	27	Reserved
28	38Сн	-	-	28	Reserved
29	388 <sub>H</sub>	-	-	29	Reserved
30	384н	-	-	30	Reserved
31	380н	-	-	31	Reserved
32	37Сн	-	-	32	Reserved
33	378 <sub>H</sub>	CAN0	No	33	CAN Controller 0
34	374н	-	-	34	Reserved
35	370н	-	-	35	Reserved
36	36Сн	-	-	36	Reserved
37	368н	-	-	37	Reserved
38	364 <sub>H</sub>	PPG0	Yes	38	Programmable Pulse Generator 0
39	360н	PPG1	Yes	39	Programmable Pulse Generator 1



Vector Number			Description			
40	35Сн	PPG2	Yes	40	Programmable Pulse Generator 2	
41	358н	PPG3	Yes	41	Programmable Pulse Generator 3	
42	354 <sub>H</sub>	-	-	42	Reserved	
43	350н	-	-	43	Reserved	
44	34Сн	-	-	44	Reserved	
45	348н	-	-	45	Reserved	
46	344н	-	-	46	Reserved	
47	340 <sub>H</sub>	-	-	47	Reserved	
48	33Сн	-	-	48	Reserved	
49	338н	-	-	49	Reserved	
50	334н	-	-	50	Reserved	
51	330н	-	-	51	Reserved	
52	32C <sub>H</sub>	-	-	52	Reserved	
53	328н	-	-	53	Reserved	
54	324н	-	-	54	Reserved	
55	320н	-	-	55	Reserved	
56	31C <sub>H</sub>	-	-	56	Reserved	
57	318н	-	-	57	Reserved	
58	314н	-	-	58	Reserved	
59	310н	RLT1	Yes	59	Reload Timer 1	
60	30Сн	RLT2	Yes	60	Reload Timer 2	
61	308 <sub>H</sub>	-	-	61 Reserved		
62	304н	-	-	62	Reserved	
63	300н	-	-	63 Reserved		
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6	
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0	
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1	
67	2F0н	-	-	67	Reserved	
68	2ЕСн	-	-	68	Reserved	
69	2Е8н	ICU4	Yes	69	Input Capture Unit 4	
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5	
71	2Е0н	-	-	71	Reserved	
72	2DC <sub>H</sub>	-	-	72	Reserved	
73	2D8н	-	-	73	Reserved	
74	2D4 <sub>H</sub>	-	-	74	Reserved	
75	2D0 <sub>H</sub>	-	-	75	Reserved	
76	2ССн	-	-	76	Reserved	
77	2С8н	-	-	77	Reserved	
78	2С4н	-	-	78	Reserved	
79	2C0 <sub>H</sub>	-	-	79	Reserved	
80	2ВСн	-	-	80	Reserved	



Vector Number			Cleared by DMA	Index in ICR to Program	Description
81	2В8н	-	-	81	Reserved
82	2В4н	-	-	82	Reserved
83	2B0 <sub>H</sub>	-	-	83	Reserved
84	2АСн	-	-	84	Reserved
85	2А8н	-	-	85	Reserved
86	2А4н	-	-	86	Reserved
87	2А0н	-	-	87	Reserved
88	29C <sub>H</sub>	-	-	88	Reserved
89	298н	FRT0	Yes	89	Free-Running Timer 0
90	294н	FRT1	Yes	90	Free-Running Timer 1
91	290н	-	-	91	Reserved
92	28C <sub>H</sub>	-	-	92	Reserved
93	288н	RTC0	No	93	Real Time Clock
94	284н	CAL0	No	94	Clock Calibration Unit
95	280н	SG0	No	95	Sound Generator 0
96	27Сн	IIC0	Yes	96	I <sup>2</sup> C interface 0
97	278 <sub>H</sub>	-	-	97	Reserved
98	274н	ADC0	Yes	98	A/D Converter 0
99	270н	-	-	99	Reserved
100	26Сн	-	-	100	Reserved
101	268н	LINR0	Yes	101	LIN USART 0 RX
102	264н	LINT0	Yes	102	LIN USART 0 TX
103	260н	LINR1	Yes	103	LIN USART 1 RX
104	25Сн	LINT1	Yes	104	LIN USART 1 TX
105	258н	-	-	105	Reserved
106	254 <sub>H</sub>	-	-	106	Reserved
107	250н	-	-	107	Reserved
108	24Сн	-	-	108	Reserved
109	248н	-	-	109	Reserved
110	244н	-	-	110	Reserved
111	240 <sub>H</sub>	-	-	111	Reserved
112	23Сн	-	-	112	Reserved
113	238н	-	-	113	Reserved
114	234н	-	-	114	Reserved
115	230н	-	-	115	Reserved
116	22C <sub>H</sub>	-	-	116	Reserved
117	228н	-	-	117	Reserved
118	224н	-	-	118	Reserved
119	220н	-	-	119	Reserved
120	21C <sub>H</sub>	-	-	120	Reserved



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
121	218н	-	-	121	Reserved
122	214н	-	-	122	Reserved
123	210 <sub>H</sub>	-	-	123	Reserved
124	20Сн	-	-	124	Reserved
125	208н	-	-	125	Reserved
126	204н	-	-	126	Reserved
127	200н	-	-	127	Reserved
128	1FC <sub>H</sub>	-	-	128	Reserved
129	1F8 <sub>H</sub>	-	-	129	Reserved
130	1F4 <sub>H</sub>	-	-	130	Reserved
131	1F0 <sub>H</sub>	-	-	131	Reserved
132	1EC <sub>H</sub>	-	-	132	Reserved
133	1E8 <sub>H</sub>	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 <sub>H</sub>	-	-	134	Reserved
135	1Е0н	-	-	135	Reserved
136	1DC <sub>H</sub>	-	-	136	Reserved
137	1D8 <sub>H</sub>	-	-	137	Reserved
138	1D4 <sub>H</sub>	-	-	138	Reserved
139	1D0 <sub>H</sub>	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1ССн	ADCPD0	No	140	A/D Converter 0 - Pulse detection
141	1С8н	-	-	141	Reserved
142	1С4н	-	-	142	Reserved
143	1C0 <sub>H</sub>	-	-	143	Reserved



## 12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

#### 12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### ■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### ■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### ■Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
  - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
  - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
  - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### ■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

## ■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### ■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



#### ■Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### ■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### ■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

## ■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

## ■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
  - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### ■Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



#### ■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
  - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.

## 12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
  - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
  - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
  - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
  - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
  - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



## 13. Handling Devices

### Special Care is Required for the following when Handling the Device:

- · Latch-up prevention
- · Unused pins handling
- · External clock usage
- · Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- · Notes on Power-on
- · Stabilization of power supply voltage
- · SMC power supply pins
- · Serial communication
- Mode Pin (MD)

#### 13.1 Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.

### 13.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than  $2k\Omega$ .

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.


#### 13.3 External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

### 13.3.1 Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.






#### 13.3.2 Single Phase External Clock for Sub Oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04\_0 pin must be driven. X1A/P04\_1 pin can be configured as GPIO.

#### 13.3.3 Opposite Phase External Clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



## 13.4 Notes on PLL Clock Mode Operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

#### 13.5 Power Supply Pins (Vcc/Vss)

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

V<sub>cc</sub> and V<sub>ss</sub> pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at  $V_{\text{cc}}$  pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about  $0.1\mu F$  between  $V_{cc}$  and  $V_{ss}$  pins as close as possible to  $V_{cc}$  and  $V_{ss}$  pins.

#### 13.6 Crystal Oscillator and ceramic resonator Circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

#### 13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs

It is required to turn the A/D converter power supply (AVcc, AVRH) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed  $AV_{CC}$ . Input voltage for ports shared with analog input ports also must not exceed  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).



### 13.8 Pin Handling when not using the A/D Converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = V_{SS}$ .

#### 13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2V to 2.7V.

#### 13.10Stabilization of Power Supply Voltage

If the power supply voltage varies acutely even within the operation safety range of the  $V_{CC}$  power supply voltage, a malfunction may occur. The  $V_{CC}$  power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that  $V_{CC}$  ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard  $V_{CC}$  power supply voltage and the transient fluctuation rate becomes  $0.1V/\mu s$  or less in instantaneous fluctuation for power supply switching.

### 13.11SMC Power Supply Pins

All DVcc /DVss pins must be set to the same level as the Vcc /Vss pins.

Note that the SMC I/O pin state is undefined if  $DV_{CC}$  is powered on and  $V_{CC}$  is below 3V. To avoid this,  $V_{CC}$  must always be powered on before  $DV_{CC}$ .

DV<sub>cc</sub>/DV<sub>ss</sub> must be applied when using SMC I/O pin as GPIO.

#### 13.12Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

#### 13.13Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



## 14. Electrical Characteristics

## 14.1 Absolute Maximum Ratings


Parameter	Symbol	Condition	Condition Rating Max		Unit	Remarks	
Power supply			Wiin	Max			
voltage*1	Vcc	-	V <sub>SS</sub> - 0.3	Vss + 6.0	V		
Analog power supply voltage*1	AVcc	-	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*2	
Analog reference voltage*1	AVRH	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH, AVRH ≥ AV <sub>SS</sub>	
SMC Power supply*1	DVcc	-	Vss - 0.3	Vss + 6.0	V	$V_{CC} = AV_{CC} = DV_{CC}^{*2}$	
LCD power supply	V0 to V3	_	Vss - 0.3	V <sub>SS</sub> + 6.0	V	V0 to V3 must not	
voltage*1		_				exceed Vcc	
Input voltage*1	Vı	-	Vss - 0.3	Vss + 6.0	V	$V_1 \le (D)V_{CC} + 0.3V^{*3}$	
Output voltage*1	Vo	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_0 \le (D)V_{CC} + 0.3V^{*3}$	
Maximum Clamp Current	ICLAMP	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4	
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	-	-	21	mA	Applicable to general purpose I/O pins *4	
'	I <sub>OL</sub>	-	-	15	mA	Normal port	
#L # Lavial aaa .*		T <sub>A</sub> = -40°C	-	52	mA	·	
"L" level maximum	1	T <sub>A</sub> = +25°C	-	39	mA	High ourse of or and	
output current	lolsmc	T <sub>A</sub> = +85°C	-	32	mA	High current port	
		T <sub>A</sub> = +105°C	-	30	mA		
	lolav	-	-	4	mA	Normal port	
"L" level average	IOLAVSMC	T <sub>A</sub> = -40°C	-	40	mA		
output current		T <sub>A</sub> = +25°C	-	30	mA	High current port	
output current		T <sub>A</sub> = +85°C	-	25	mA		
		T <sub>A</sub> = +105°C	-	23	mA		
"L" level maximum	ΣI <sub>OL</sub>	-	-	46	mA	Normal port	
overall output current	ΣI <sub>OLSMC</sub>	-	-	180	mA	High current port	
"L" level average	ΣI <sub>OLAV</sub>	-	-	23	mA	Normal port	
overall output current	ΣI <sub>OLAVSMC</sub>	-	-	90	mA	High current port	
	Іон	-	-	-15	mA	Normal port	
"H" level maximum		T <sub>A</sub> = -40°C	-	-52	mA		
output current	loнsмс	T <sub>A</sub> = +25°C	-	-39	mA	High current port	
output ourient	IOHSMC	T <sub>A</sub> = +85°C	-	-32	mA	i ngir current port	
		T <sub>A</sub> = +105°C	-	-30	mA		
	I <sub>OHAV</sub>	-	-	-4	mA	Normal port	
"H" level average		T <sub>A</sub> = -40°C	-	-40	mA		
output current	IOHAVSMC	T <sub>A</sub> = +25°C	-	-30	mA	High current port	
	IOI IAV SIVIC	T <sub>A</sub> = +85°C	-	-25	mA	g.i odironi port	
		T <sub>A</sub> = +105°C	-	-23	mA		
"H" level maximum	ΣΙοΗ	-	-	-46	mA	Normal port	
overall output current	ΣІонѕмс	-	-	-180	mA	High current port	
"H" level average	ΣΙΟΗΑΥ	-	-	-23	mA	Normal port	
overall output current	ΣI <sub>OHAVSMC</sub>	-	-	-90	mA	High current port	
Power consumption*5	P <sub>D</sub>	T <sub>A</sub> = +105°C	-	317 <sup>*6</sup>	mW		
Operating ambient temperature	TA	-	-40	+105	°C		
Storage temperature	T <sub>STG</sub>	-	-55	+150	°C		



- \*1: This parameter is based on  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ .
- \*2: AVcc and Vcc and Dvcc must be set to the same voltage. It is required that AVCC does not exceed Vcc, DVcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- \*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3V. VI should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/Output voltages of high current ports depend on DV<sub>CC</sub>. Input/Output voltages of standard ports depend on V<sub>CC</sub>.

\*4:

- Applicable to all general purpose I/O pins (Pnn\_m).
- Use within recommended operating conditions.
- · Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against VSS. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
- · Sample recommended circuits:



\*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $PD = P_{IO} + P_{INT}$ 

PIO =  $\Sigma$  (V<sub>OL</sub> × I<sub>OL</sub> + V<sub>OH</sub> × I<sub>OH</sub>) (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$  (internal power dissipation)

 $l_{CC}$  is the total core current consumption into  $V_{CC}$  as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

IA is the analog current consumption into AVcc.

\*6: Worst case value for a package mounted on single layer PCB at specified T<sub>A</sub> without air flow.

### **WARNING**

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



## 14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = DV_{SS} = 0V)$ 

Parameter	Symbol	Value			Unit	Remarks	
Faranietei	Syllibol	Min	Тур	Max	Ollic	Remarks	
Power supply	V <sub>CC</sub> ,	2.7	-	5.5	V		
voltage	AVcc, DVcc	2.0	-	5.5	V	Maintains RAM data in stop mode	
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	1.0µF (Allowance within ± 50%) 3.9µF (Allowance within ± 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V <sub>CC</sub> must use the one of a capacity value that is larger than C <sub>S</sub> .	

## **WARNING**

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# 14.3 DC Characteristics

# 14.3.1 Current Rating

(Vcc = AVcc = DVcc = 2.7V to 5.5V, Vss = AVss = DVss = 0V,  $T_A$  = - 40°C to + 105°C)

Parameter	Symbol	Pin Name	Conditions	Min	Value Typ	Max	Unit	Remarks
	I <sub>CCPLL</sub>		PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait	-	25	-	mA	T <sub>A</sub> = +25°C
			(CLKRC and CLKSC stopped)	-	-	34	mA	T <sub>A</sub> = +105°C
	Iccmain		Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz Flash 0 wait	-	3.5	-	mA	T <sub>A</sub> = +25°C
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	7.5	mA	T <sub>A</sub> = +105°C
Power supply I <sub>CCRCH</sub>	Ісскен	V <sub>cc</sub>	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz  Flash 0 wait		1.7	-	mA	T <sub>A</sub> = +25°C
current in Run modes*1		V cc	(CLKMC, CLKPLL and CLKSC stopped)	-	-	5.5	mA	T <sub>A</sub> = +105°C
	Iccrcl		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz  Flash 0 wait	-	0.15	-	mA	T <sub>A</sub> = +25°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	3.2	mA	T <sub>A</sub> = +105°C
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	T <sub>A</sub> = +25°C
	I <sub>CCSUB</sub> Flash 0 wait (CLKMC, CLKPLL and CLKRC stopped)		-	-	3	mA	T <sub>A</sub> = +105°C	



Dovementer	Cumbal	Pin	Conditions		Valu	е	I I to !4	Domostka
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
	Iccspll		PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz	-	6.5	-	mA	T <sub>A</sub> = +25°C
	ICCSFLL		(CLKRC and CLKSC stopped)	-	-	13	mA	T <sub>A</sub> = +105°C
			Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz,	-	0.9	-	mA	T <sub>A</sub> = +25°C
	Iccsmain		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	-	4	mA	T <sub>A</sub> = +105°C
Power supply current in Sleep	1	Vcc	RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz,	-	0.5	-	mA	T <sub>A</sub> = +25°C
modes <sup>*1</sup>	Iccsrch		SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	-	3.5	mA	T <sub>A</sub> = +105°C
	Iccsrcl		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 100kHz	-	0.06	-	mA	T <sub>A</sub> = +25°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	2.7	mA	T <sub>A</sub> = +105°C
	Іссѕѕив		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz,	-	0.04	-	mA	T <sub>A</sub> = +25°C
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	2.5	mA	T <sub>A</sub> = +105°C



Denometer	Cumbal	Pin	Conditions		Value	9	Unit	Remarks
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
	ICCTPLL		PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC	-	1800	2245	μА	T <sub>A</sub> = +25°C
	ICCIPLL		stopped)	-	-	3140	μА	T <sub>A</sub> = +105°C
	laamuu.		Main Timer mode with CLKMC = 4MHz,	-	285	325	μА	T <sub>A</sub> = +25°C
	Ісстмаін		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	-	1055	μА	T <sub>A</sub> = +105°C
Power supply current in Timer	Ісствен		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0		160	210	μА	T <sub>A</sub> = +25°C
modes*2	ICCTRCH	V cc	(CLKPLL, CLKMC and CLKSC stopped)	-	-	970	μА	T <sub>A</sub> = +105°C
	Icctrcl		RC Timer mode with CLKRC = 100kHz	-	30	70	μА	T <sub>A</sub> = +25°C
	ICCTRCL		(CLKPLL, CLKMC and CLKSC stopped)	-	-	820	μΑ	T <sub>A</sub> = +105°C
	learoup		Sub Timer mode with CLKSC = 32kHz	-	25	55	μА	T <sub>A</sub> = +25°C
	Ісстѕив		(CLKMC, CLKPLL and CLKRC stopped)	-	-	800	μА	T <sub>A</sub> = +105°C



Parameter	Symbol	Pin	Conditions		Value	)	Unit	Remarks
raranneter	Symbol	Name	Conditions	Min	Тур	Max	Offic	Remarks
Power supply current in Stop	Іссн	Vcc	_	-	20	55	μА	T <sub>A</sub> = +25°C
mode*3	ICCH	VCC		-	-	800	μА	T <sub>A</sub> = +105°C
Flash Power Down current	ICCFLASHPD	Vcc	-	-	36	70	μА	
Power supply current for active Low	Icclyd	Vcc	Low voltage detector enabled	-	5	-	μА	T <sub>A</sub> = +25°C
Voltage detector*4	ICCLVD		Low voltage detector enabled	-	-	12.5	μΑ	T <sub>A</sub> = +105°C
Flash Write/	Iccflash	Vcc	_	-	12.5	-	mA	T <sub>A</sub> = +25°C
Erase current*5	ICCFLASH	VCC	-	-	-	20	mA	T <sub>A</sub> = +105°C

<sup>\*1:</sup> The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

- \*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.
  - When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current.
  - The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.
- \*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

  When Flash is not in Power-down / reset mode, Iccflashpp must be added to the Power supply current.
- \*4: When low voltage detector is enabled, ICCLVD must be added to Power supply current.
- \*5: When Flash Write / Erase program is executed, IccFLASH must be added to Power supply current.



#### 14.3.2 Pin Characteristics

Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Pili Naille	Conditions	Min	Тур	Max	Ullit	Remarks
	VIH	Port inputs	-	V <sub>CC</sub> × 0.7	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	VIH	Pnn_m	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	٧	AUTOMOTIVE Hysteresis input
	V <sub>IHX0S</sub>	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	V <sub>IHX0AS</sub>	XOA	External clock in "Oscillation mode"	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	
	VIHR	RSTX	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	VIHM	MD	-	Vcc - 0.3	-	Vcc + 0.3	V	CMOS Hysteresis input
	V <sub>IHD</sub>	DEBUG I/F	-	2.0	-	V <sub>CC</sub> + 0.3	V	TTL Input
	VIL	Port inputs	-	Vss - 0.3	-	V <sub>CC</sub> × 0.3	V	CMOS Hysteresis input
	VIL	Pnn_m	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.5	٧	AUTOMOTIVE Hysteresis input
	V <sub>ILX0S</sub>	X0	External clock in "Fast Clock Input mode"	Vss	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	V <sub>ILX0AS</sub>	XOA	External clock in "Oscillation mode"	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	V	
	V <sub>ILR</sub>	RSTX	-	V <sub>SS</sub> - 0.3	-	Vcc × 0.2	V	CMOS Hysteresis input
	VILM	MD	-	V <sub>SS</sub> - 0.3	-	V <sub>SS</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>ILD</sub>	DEBUG I/F	-	V <sub>SS</sub> - 0.3	-	0.8	٧	TTL Input



		D' L'	0 1111	Value				5
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
	V <sub>OH4</sub>	4mA type	$4.5V \le (D)V_{CC} \le 5.5V$ $I_{OH} = -4mA$ $2.7V \le (D)V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	(D)V <sub>CC</sub> - 0.5	-	(D)Vcc	V	
			$4.5V \le DV_{CC} \le 5.5V$ $I_{OH} = -52mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OH} = -18mA$					T <sub>A</sub> = -40°C
"H" level	V <sub>ОН30</sub>	High Drive	$4.5V \le DV_{CC} \le 5.5V$ $I_{OH} = -39mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OH} = -16mA$	DVcc	_	DVcc	V	T <sub>A</sub> = +25°C
voltage		type*	$4.5V \le DV_{CC} \le 5.5V$ $I_{OH} = -32mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OH} = -14.5mA$	- 0.5				T <sub>A</sub> = +85°C
Vонз			$4.5V \le DV_{CC} \le 5.5V$ $I_{OH} = -30mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OH} = -14mA$	-				T <sub>A</sub> = +105°C
	V <sub>OH3</sub>	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	Vcc - 0.5	-	Vcc	V	
	V <sub>OL4</sub>	4mA type	$4.5V \le (D)V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le (D)V_{CC} < 4.5V$ $I_{OL} = +1.7mA$	-	-	0.4	V	
			$4.5V \le DV_{CC} \le 5.5V$ $I_{OL} = +52mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OL} = +22mA$					T <sub>A</sub> = -40°C
"L" level	V <sub>OL30</sub>	High Drive	$4.5V \le DV_{CC} \le 5.5V$ $I_{OL} = +39mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OL} = +18mA$		_	0.5	V	T <sub>A</sub> = +25°C
voltage	V OLSO	type*	$4.5V \le DV_{CC} \le 5.5V$ $I_{OL} = +32mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OL} = +14mA$			0.0		T <sub>A</sub> = +85°C
			$4.5V \le DV_{CC} \le 5.5V$ $I_{OL} = +30mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OL} = +13.5mA$					T <sub>A</sub> = +105°C
	V <sub>OL3</sub>	3mA type	2.7V ≤ V <sub>CC</sub> < 5.5V I <sub>OL</sub> = +3mA	-	-	0.4	V	
	V <sub>OLD</sub>	DEBUG I/F	Vcc = 2.7V loL = +25mA	0	-	0.25	V	



Parameter	Cumbal	Pin Name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
Input leak	lı <sub>L</sub>	Pnn_m	Vss < Vı < Vcc AVss < Vı < AVcc, AVRH	-1	-	+ 1	μА	Single port pin except high current output I/O for SMC
current	IIL	P08_m	DVss < Vi < DVcc AVss < Vi < AVcc, AVRH	- 3	-	+ 3	μА	
Total LCD leak current	Σ I <sub>ILCD</sub>	All SEG/ COM pin	Vcc = 5.0V	-	0.5	10	μА	Maximum leakage current of all LCD pins
Internal LCD divide resistance	R <sub>LCD</sub>	Between V3 and V2, V2 and V1, V1 and V0	Vcc = 5.0V	6.25	12.5	25	kΩ	
Pull-up resistance value	R <sub>PU</sub>	Pnn_m	Vcc = 5.0V ±10%	25	50	100	kΩ	
Pull-down resistance value	RDOWN	P08_m	Vcc = 5.0V ±10%	25	50	100	kΩ	
Input capacitance	Cin	Other than C, Vcc, Vss, DVcc DVss, AVcc, AVss, AVRH, P08_m	-	-	5	15	pF	
		P08_m	-	-	15	30	pF	

<sup>\*:</sup> In the case of driving stepping motor directly or high current outputs, set "1" to the bit in the Port High Drive Register (PHDRnn:HDx="1").




# 14.4 AC Characteristics


#### 14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$ 

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	Name	Min	Тур	Max	Unit	Remarks
Input frequency			4	-	8	MHz	When using a crystal oscillator, PLL off
	fc	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off
		XI	4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Input frequency	feci	XO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
input frequency	IFG	X	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	tcylH	-	125	-	-	ns	
Input clock pulse width	Pwh, PwL	-	55	-	-	ns	




The amplitude changes by resistance, capacity which added outside or the difference of the device.






# 14.4.2 Sub Clock Input Characteristics

Doromotor	Cumbal	Pin	Pin Conditions		Value		Unit	Remarks	
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks	
		VOA	-	-	32.768	-	kHz	When using an oscillation circuit	
Input frequency	fcL	X0A, X1A	-	-	-	100	kHz	When using an opposite phase external clock	
		X0A	-	-	-	50	kHz	When using a single phase external clock	
Input clock cycle	t <sub>CYLL</sub>	-	-	10	-	-	μS		
Input clock pulse width	-	-	Pwh/tcyll, Pwi/tcyll	30	-	70	%		







#### 14.4.3 Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$ 

Parameter	Symbol		Value		Unit	Remarks
raiailletei	Syllibol	Min	Тур	Max	Oilit	Kemarks
Clock frequency	f <sub>RC</sub>	50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency	IRC	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization	<b>t</b>	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
time	†RCSTAB	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)

# 14.4.4 Internal Clock Timing


Dozomotov	Sumbal	Va	lue	Unit
Parameter	Symbol	Min	Max	Unit
Internal System clock frequency (CLKS1 and CLKS2)	fclks1, fclks2	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fськв, fськр1	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f <sub>CLKP2</sub>	-	32	MHz



# 14.4.5 Operating Conditions of PLL


 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$ 

Parameter	Symbol		Value		Unit	Remarks
Falanietei	Syllibol	Min	Тур	Max	Oilit	Remarks
PLL oscillation stabilization wait time	t <sub>LOCK</sub>	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f <sub>PLLI</sub>	4	-	8	MHz	
PLL oscillation clock frequency	fclkvco	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	t <sub>PSKEW</sub>	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz



# 14.4.6 Reset Input


Parameter	Symbol	Pin Name	Va	Unit		
r dramotor	Cymbol	1 III Italiio	Min	Max	Onne	
Reset input time	<b>t</b>	RSTX	10	-	μS	
Rejection of reset input time	trstl		1	-	μS	





#### 14.4.7 Power-on Reset Timing

Parameter	Symbol	Pin Name		Value		Unit
raiailletei	Symbol	riii Naiile	Min	Тур	Max	Offic
Power on rise time	t <sub>R</sub>	Vcc	0.05	-	30	ms
Power off time	toff	Vcc	1	-	-	ms





#### 14.4.8 USART Timing

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C}, C_L = 50pF)$ 

Parameter	Symbol	Symbol Pin		4.5V ≤ V	$4.5V \leq V_{CC} < 5.5V$		2.7V ≤ V <sub>CC</sub> < 4.5V	
Farameter	Syllibol	Name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKn		4tclkP1	-	4t <sub>CLKP1</sub>	-	ns
$SCK \downarrow \to SOT \ delay \ time$	t <sub>SLOVI</sub>	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \rightarrow SCK \uparrow delay time$	tovshi	SCKn, SOTn	Internal shift clock mode	N×t <sub>CLKP1</sub> - 20*	-	N×t <sub>CLKP1</sub> - 30*	-	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHI</sub>	SCKn, SINn	Clock mode	t <sub>CLKP1</sub> + 45	-	t <sub>CLKP1</sub> + 55	-	ns
$SCK \uparrow \to SIN \; hold \; time$	tshixi	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
Serial clock "H" pulse width	tsHSL	SCKn		tclkp1 + 10	-	tclkp1 + 10	-	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVE</sub>	SCKn, SOTn	External shift	-	2t <sub>CLKP1</sub> + 45	-	2t <sub>CLKP1</sub> + 55	ns
$SIN \rightarrow SCK \uparrow setup time$	tivshe	SCKn, SINn	clock mode	t <sub>CLKP1</sub> /2 + 10	1	t <sub>CLKP1</sub> /2 + 10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	tshixe	SCKn, SINn		tclkp1 + 10	-	tclkp1 + 10	-	ns
SCK fall time	t <sub>F</sub>	SCKn		-	20	-	20	ns
SCK rise time	t <sub>R</sub>	SCKn		-	20	-	20	ns


#### Notes:


- · AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "CY96600 series HARDWARE MANUAL".
- tCLKP1 indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn\_R is not guaranteed.
- \*: Parameter N depends on t<sub>SCYC</sub> and can be calculated as follows:
  - If  $t_{SCYC} = 2 \times k \times t_{CLKP1}$ , then N = k, where k is an integer > 2
  - If  $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$ , then N = k + 1, where k is an integer > 1



# **Examples:**

tscyc	N
4 × tclkp1	2
5 × tclkp1, 6 × tclkp1	3
7 × tclkp1, 8 × tclkp1	4








# 14.4.9 External Input Timing

Parameter	Symbol	Pin Name	Value		Unit	Remarks
Farameter	Syllibol	Fill Name	Min	Max	Oilit	Remarks
		Pnn_m				General Purpose I/O
		ADTG				A/D Converter trigger input
		TINn, TINn_R	2tclkp1 +200 (tclkp1=	-	ns	Reload Timer
	tinh,	TTGn				PPG trigger input
Input pulse width	t <sub>INL</sub>	FRCKn,	1/f <sub>CLKP1</sub> )*			Free-Running Timer input
		FRCKn_R				clock
		INn, INn_R				Input Capture
		INTn, INTn_R	200		nc	External Interrupt
		NMI	200	-	ns	Non-Maskable Interrupt

<sup>\*:</sup> tclkp1 indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.






#### 14.4.10 PC Timing

Parameter	Symbol	Conditions	Туріса	Il Mode		Speed de* <sup>4</sup>	Unit
			Min	Max	Min	Max	
SCL clock frequency	fscL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	<b>t</b> hdsta		4.0	-	0.6	-	μs
SCL clock "L" width	tLOW		4.7	-	1.3	-	μs
SCL clock "H" width	tніgн		4.0	-	0.6	-	μs
(Repeated) START condition setup time SCL ↑ → SDA ↓	<b>t</b> susta	C <sub>L</sub> = 50pF,	4.7	-	0.6	-	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HDDAT</sub>	$R = (Vp/I_{OL})^{*1}$	0	3.45*2	0	0.9*3	μs
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	tsudat		250	-	100	-	ns
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	tsusto		4.0	-	0.6	-	μs
Bus free time between "STOP condition" and "START condition"	t <sub>BUS</sub>		4.7	-	1.3	-	μs
Pulse width of spikes which will be suppressed by input noise filter	tsp	-	0	(1-1.5) × t <sub>CLKP1</sub> *5	0	(1-1.5) × t <sub>CLKP1</sub> *5	ns

- \*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.
- \*2: The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.
- \*3: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250ns".
- \*4: For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.
- \*5: tclkP1 indicates the peripheral clock1 (CLKP1) cycle time.





# 14.5 A/D Converter

# 14.5.1 Electrical Characteristics for the A/D Converter

		Pin		Value			
Parameter	Symbol	Name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	Vот	ANn	Тур - 20	AV <sub>SS</sub> + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	V <sub>FST</sub>	ANn	Тур - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*			1.0	-	5.0	μS	4.5V ≤ AV <sub>CC</sub> ≤ 5.5V
Compare time	-	-	2.2	-	8.0	μS	$2.7V \le AV_{CC} < 4.5V$
Sampling time*	_	_	0.5	-	-	μS	4.5V ≤ AV <sub>CC</sub> ≤ 5.5V
Sampling time	_	_	1.2	-	-	μS	$2.7V \le AV_{CC} < 4.5V$
Power supply	IA		-	2.0	3.1	mA	A/D Converter active
current	Іан	AV <sub>CC</sub>	-	-	3.3	μΑ	A/D Converter not operated
Reference power supply current	I <sub>R</sub>	AVRH	-	520	810	μΑ	A/D Converter active
(between AVRH and AV <sub>SS</sub> )	I <sub>RH</sub>	AVIII	-	-	1.0	μΑ	A/D Converter not operated
Analog input		AN8 to 13	-	-	15.5	pF	Normal outputs
capacity	CVIN	AN16 to 23	-	-	17.4	pF	High current outputs
Analog impedance	R <sub>VIN</sub>	ANn	-	-	1450	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	KVIN	AINII	-	-	2700	Ω	2.7V ≤ AV <sub>CC</sub> < 4.5V
Analog port input		AN8 to 13	- 1.0	-	+ 1.0	μΑ	AVss <vain <<="" td=""></vain>
current (during conversion)	I <sub>AIN</sub>	AN16 to 23	- 3.0	-	+ 3.0	μΑ	AVss < VAIN < AVcc, AVRH
Analog input voltage	V <sub>AIN</sub>	ANn	AVss	-	AVRH	V	
Reference voltage range	-	AVRH	AV <sub>CC</sub> - 0.1	-	AVcc	V	
Variation between channels	-	ANn	-	-	4.0	LSB	_


<sup>\*:</sup> Time for each channel.



#### 14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time ( $T_{samp}$ ) depends on the external driving impedance  $R_{ext}$ , the board capacitance of the A/D converter input pin  $C_{ext}$  and the AV<sub>CC</sub> voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

CVIN: Analog input capacity (I/O, analog switch and ADC are contained)

RVIN: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:

 $T_{samp} = 7.62 \times (R_{ext} \times C_{ext} + (R_{ext} + R_{VIN}) \times C_{VIN})$ 

- Do not select a sampling time below the absolute minimum permitted value.
   (0.5μs for 4.5V ≤ AV<sub>CC</sub> ≤ 5.5V, 1.2μs for 2.7V ≤ AV<sub>CC</sub> < 4.5V)</li>
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1μF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AV<sub>SS</sub>| becomes smaller.



#### 14.5.3 Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects

the zero transition point (0b0000000000 ←→ 0b000000001) to the full-scale

transition point (0b1111111110  $\longleftrightarrow$  0b111111111).

• Differential nonlinearity error: Deviation from the ideal value of the input voltage that is required to


change the output code by 1LSB.

• Total error : Difference between the actual value and the theoretical value. The total error includes zero

transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage : Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.



Nonlinearity error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]


Differential nonlinearity error of digital output N = 
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB} - 1 [LSB]$$

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.

V<sub>OT</sub> : Voltage at which the digital output changes from 0x000 to 0x001.
 V<sub>FST</sub> : Voltage at which the digital output changes from 0x3FE to 0x3FF.
 V<sub>NT</sub> : Voltage at which the digital output changes from 0x(N - 1) to 0xN.





1LSB (Ideal value) = 
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]

Total error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + 0.5LSB\}}{1LSB}$$

N : A/D converter digital output value.


 $V_{NT}$ : Voltage at which the digital output changes from 0x(N + 1) to 0xN.

Vot (Ideal value) = AVss + 0.5LSB[V] Vfst (Ideal value) = AVRH - 1.5LSB[V]



# 14.6 High Current Output Slew Rate

Parameter	Symbol	Pin	Conditions	Conditions Value			Unit	Remarks
Farameter	Syllibol	Name	Conditions	Min	Тур	Max	Unit	Remarks
Output rise/fall time	t <sub>R30</sub> , t <sub>F30</sub>	P08_m	Outputs driving strength set to "30mA"	15	-	75	ns	C <sub>L</sub> =85pF






# 14.7 Low Voltage Detection Function Characteristics


				Value		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	V <sub>DL0</sub>	CILCR:LVL = 0000 <sub>B</sub>	2.70	2.90	3.10	V
	V <sub>DL1</sub>	CILCR:LVL = 0001 <sub>B</sub>	2.79	3.00	3.21	V
	$V_{DL2}$	CILCR:LVL = 0010 <sub>B</sub>	2.98	3.20	3.42	V
Detected voltage*1	V <sub>DL3</sub>	CILCR:LVL = 0011 <sub>B</sub>	3.26	3.50	3.74	V
-	V <sub>DL4</sub>	CILCR:LVL = 0100 <sub>B</sub>	3.45	3.70	3.95	V
	V <sub>DL5</sub>	CILCR:LVL = 0111 <sub>B</sub>	3.73	4.00	4.27	V
	V <sub>DL6</sub>	CILCR:LVL = 1001 <sub>B</sub>	3.91	4.20	4.49	V
Power supply voltage change rate <sup>2</sup>	dV/dt	-	- 0.004	-	+ 0.004	V/μs
11 4 2 2 10	.,	CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V <sub>HYS</sub>	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	TLVDSTAB	-	-	-	75	μS
Detection delay time	td	-	-	-	30	μS


<sup>\*1:</sup> If the power supply voltage fluctuates within the time less than the detection delay time (td), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

<sup>\*2:</sup> In order to perform the low voltage detection at the detection voltage (V<sub>DLX</sub>), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











#### 14.8 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$ 

				Value				
Parameter		Conditions	Min	Тур	Max	Unit	Remarks	
	Large Sector	-	-	1.6	7.5	S	Includes write time prior to	
Sector erase time	Small Sector	-	-	0.4	2.1	S	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	S	internar erase.	
Word (16-bit) write time		-	-	25	400	μS	Not including system-level overhead time.	
Chip erase time		-	-	5.11	25.05	s	Includes write time prior to internal erase.	

#### Note:

While the Flash memory is written or erased, shutdown of the external power ( $V_{CC}$ ) is prohibited. In the application system where the external power ( $V_{CC}$ ) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ $\mu$ s to +0.004V/ $\mu$ s) after the external power falls below the detection voltage (V<sub>DLX</sub>)<sup>\*1</sup>.

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 *2
10,000	10 <sup>+2</sup>
100,000	5 * <sup>2</sup>

<sup>\*1:</sup> See "14.7 Low Voltage Detection Function Characteristics".


<sup>\*2:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).




# 15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


#### ■CY96F685








#### ■CY96F685







# ■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode



# 16. Ordering Information

# **MCU** with CAN Controller

Part Number	Flash Memory	Package*
CY96F683RBPMC-GS-UJE1	Flash A (96.5KB)	80-pin plastic LQFP (LQH080)
CY96F685RBPMC-GS-UJE1	Flash A (160.5KB)	80-pin plastic LQFP (LQH080)

<sup>\*:</sup> For details about package, see "Package Dimension".


#### **MCU** without CAN Controller

Part Number	Flash Memory	Package*
CY96F683ABPMC-GS-UJE1	Flash A	80-pin plastic LQFP
C190F003ABFWC-G3-0JE1	(96.5KB)	(LQH080)

<sup>\*:</sup> For details about package, see "Package Dimension".



# 17. Package Dimension



SYMBOL	DIMENSIONS		
0202	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.05	_	0.15
b	0.15	_	0.27
С	0.09	_	0.20
D	14.00 BSC.		
D1	12.00 BSC.		
е	0.50 BSC		
E	14.00 BSC.		
E1	12.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

#### NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.

  DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-11501 \*\*

PACKAGE OUTLINE, 80 LEAD LQFP 12.0X12.0X1.7 MM LQH080 Rev \*\*



# 18. Major Changes

Spansion Publication Number: MB96680 DS704-00002

Page	Section	Change Results
Revision 2	2.0	
40	Electrical Characteristics 3. DC Characteristics (1) Current Rating	Changed the Value of "Power supply current in Timer modes" $I_{CCTPLL}$ Typ: $1880\mu A \rightarrow 1800\mu A$ ( $T_A = +25^{\circ}C$ )
Revision 2		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
-	-	Company name and layout design change
Rev.*B		
-	Marketing Part Numbers changed from a	an MB prefix to a CY prefix.
6, 8, 64, 65	<ol> <li>Product Lineup</li> <li>Pin Assignment</li> <li>Ordering Information</li> <li>Package Dimension</li> </ol>	Package description modified to JEDEC description.  FPT-80P-M21 → LQH080
64	16. Ordering Information	Revised Marketing Part Numbers as follows:  Before)  MCU with CAN controller  MB96F683RBPMC-GSE1  MB96F685RBPMC-GSE2  MB96F685RBPMC-GSE2  MCU without CAN controller  MB96F683ABPMC-GSE1  MB96F683ABPMC-GSE1  MB96F685ABPMC-GSE2  MB96F685ABPMC-GSE2  After)  MCU with CAN controller  MB96F683RBPMC-GS-UJE1  MB96F685RBPMC-GS-UJE1  MCU without CAN controller  MB96F683ABPMC-GS-UJE1  MCU without CAN controller  MB96F683ABPMC-GS-UJE1

NOTE: Please see "Document History" about later revised information.



# **Document History**

Document Title: CY96680 Series F<sup>2</sup>MC-16FX 16-Bit Microcontroller

Document Number: 002-04705

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	TORS	01/31/2014	Migrated to Cypress and assigned document number 002-04705 No change to document contents or format.
*A	5147098	TORS	08/22/2016	Updated to Cypress format.
*B	6003420	MIYH	12/25/2017	Revised the following items:  Marketing Part Numbers changed from an MB prefix to a CY prefix.  1. Product Lineup  3. Pin Assignment  16. Ordering Information  17. Package Dimension  For details, please see 18. Major Changes.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cvpress.com/memory Microcontrollers cypress.com/mcu PS<sub>0</sub>C cvpress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

#### **PSoC® Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Videos | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or ot

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04705 Rev. \*B Revised December 25, 2017 Page 68 of 68